

3600 3600 3600




FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7

0		P 15	0
1			
2			
3			
4			
24			
25			

FIGURE 8

00000000000000000000000000000000




FIGURE 9




FIGURE 10

36E0907 96005050




FIGURE 13




FIGURE 14

The diagram illustrates the internal structure and data flow of the MC Engine & Queue Manager (1504). The central component is the MC Engine & Queue Manager (1504), which receives an MCE Grant (From ICP) and outputs MCE Data Valid and Queue Congestion Notification (To ECIC). It is connected to the MC Recd RAM (1510) and the CRIT (1506) and ~CRIT (1508) blocks. The CRIT and ~CRIT blocks are connected to the ECP (1502) and the ICOC (1504). The ECP (1502) outputs Data Valid, & Cell Type to the MC Engine & Queue Manager (1504). The ICOC (1504) outputs Queue Congestion Notification (To ECIC) to the MC Engine & Queue Manager (1504).

FIGURE 15




FIGURE 16




FIGURE 17

Cell Bus Cycle	Tx Frame	Poll	Grant Address	Grant Enable	Reset	Tx Data (To Slave)	Rx Data (From Slave)	Ack Lo	
0/58	1	0	0	1	0	First Byte of Cell	0	1	
1	0	Odd Request		0		0	Byte 2		First Byte
2							Byte 2		
3		0					Byte 3		Byte 3
4							Byte 4		Byte 4
5							Byte 5		Byte 5
6-9							Bytes 6-9		Bytes 6-9
10		Even Request					Byte 10		Byte 10
11-14		0					Bytes 11-14		Bytes 11-14
15							Byte 15		Byte 15
16			Byte 16		Byte 16				
17			Byte 17	Byte 17					
18		Odd Ready	0	0	1	Byte 18	Byte 18	0 (CBM checks at Cycle 18 only)	
19-25		0				Bytes 19-25	Bytes 19-25		
26		Even Ready				Byte 26	Byte 26		
27-33		0				Bytes 27-33	Bytes 27-33		
34		Odd Present				Byte 34	Byte 34		
35-41		0				Bytes 35-41	Bytes 35-41		
42		Even Present				Byte 42	Byte 42		
43-49		0				Bytes 43-49	Bytes 43-49		
50		Odd Stop				Byte 50	Byte 50		
51		0				Grant	1		Byte 51
52			0	Byte 52	Byte 52				
53				Byte 53	Byte 53				
54				Byte 54	Byte 54				
55				Byte 55	Byte 55				
56				Even Stop	Byte 56	Byte 56			
57				0	0				
58/0	1	0				First Byte of next cell	0	1	

FIGURE 18

Cell Bus Cycle	Tx Frame	Poll	Grant Address	Grant Enable	Reset	Tx Data (From CBM)	Rx Data (To CBM)	Ack_Lo				
0/58	1	Hi-Z	0	1	0	First Byte of Cell	Hi-Z	0				
1	0	Odd Request		0		0	First Byte	Hi-Z				
2							Byte 2		Byte 2			
3							Byte 3		Byte 3			
4							Byte 4		Byte 4			
5		Hi-Z					0	0	Byte 5	Byte 5	0	
6-8		Bytes 6-8							Bytes 6-8			
9		Byte 9							Byte 9			
10		Even Request							Byte 10	Byte 10		
11									Byte 11	Byte 11		
12-14									Bytes 12-14	Bytes 12-14		
15									Byte 15	Byte 15		
16		Slot to Reset	Reset Type						Byte 16	Byte 16		
17				1	Byte 17				Byte 17			
18		Odd Ready	0	0	Byte 18	Byte 18						
19					Byte 19	Byte 19						
20-24					Bytes 20-24	Bytes 20-24						
25					Byte 25	Byte 25						
26		Even Ready			Byte 26	Byte 26						
27					Byte 27	Byte 27						
27-32					Bytes 27-32	Bytes 27-32						
33					Byte 33	Byte 33						
34		Odd Present			0	0	Byte 34	Byte 34	0			
35							Byte 35	Byte 35				
35-40							Bytes 35-40	Bytes 35-40				
41							Byte 41	Byte 41				
42		Even Present	Byte 42				Byte 42					
43			Byte 43	Byte 43								
43-48			Bytes 43-48	Bytes 43-48								
49			Byte 49	Byte 49								
50		Odd Stop	0	0			Byte 50	Byte 50				
51							Grant	1		Byte 51		Byte 51
52										Byte 52		Byte 52
53							Hi-Z			Byte 53		Byte 53
54		Byte 54			Byte 54							
55		Even Stop			Byte 55	Byte 55						
56					Byte 56	Byte 56						
57					0	Hi-Z						
58/0	1				Hi-Z		First Byte of next cell					

FIGURE 19




FIGURE 20

3600 3600 3600 3600




FIGURE 21




FIGURE 22

88E000-88E00F




Figure 23

Firmware Information						CBC Hardware Information			
CBC Device Number	Device	Comment	Chassis Slot Number	Cell Bus Number	Physical Slot ID (on that Cell Bus)	QE Chip Number	CBC Chip Logic	QE Chip TX Address	Address Map RAM (Addressed by the QE TX Address)
0	SM0	Fast or Slow SM	1	0	1	0	CBM0	0	0x01
1	SM1	Fast or Slow SM	2	0	2	0	CBM0	1	0x02
2	SM2	Fast or Slow SM	3	1	3	0	CBM1	2	0x13
3	SM3	Fast or Slow SM	4	1	4	0	CBM1	3	0x14
4	SM4	Fast or Slow SM	5	2	5	0	CBM2	4	0x25
5	SM5	Fast or Slow SM	6	2	6	0	CBM2	5	0x26
6	SM6	Slow SM only	17	3	1	0	CBM3	6	0x31
7	SM7	Slow SM only	18	3	2	0	CBM3	7	0x32
8	SM8	Slow SM only	19	3	3	0	CBM3	8	0x33
9	SM9	Slow SM only	20	3	4	0	CBM3	9	0x34
10	SM10	Slow SM only	21	3	5	0	CBM3	10	0x35
11	SM11	Slow SM only	22	3	6	0	CBM3	11	0x36
12	MCE	Internal to CBC	N/A	N/A	N/A	0	MCE	12	0x40
13	Slave	Internal to CBC (RX is Connected to PSM in Slot 8, TX is NOT USED)	8 for PSM Card in Slot 7, 7 for PSM Card in Slot 8	N/A	N/A	0	CBS	13	NOT USED
14-15	Not Used	NOT USED	N/A	N/A	N/A	0	N/A	14-15	

Figure 24

SECRET 00000000




FIGURE 26

SECRET 960606




FIGURE 27

SECRET 36000000




FIGURE 28

	1960	1961	1962	1963	1964	1965	1966	1967	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2
--	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	---




Figure 29

FIGURE 31

Name	Count	Direction	Comments
Write Port Interface			
write_clk_i	1	Input	Write Port Clock
wclk_reset_i	1	Input	Write Port Reset
write_data_i	num_bits_in_fifo_word	Input	Write Data Input
write_en_i	1	Input	Write Enable
write_cell_cntr_o	log2_num_cells_in_fifo	Output	Write Port Cell Count
cell_space_avail_o	1	Output	Room for at least one more cell
Read Port Interface			
read_clk_i	1	Input	Read Port Clock
rdclk_reset_i	1	Input	Read Port Reset
read_data_o	num_bits_in_fifo_word	Output	Read Data Output
read_en_i	1	Input	Read Enable
read_cell_cntr_o	log2_num_cells_in_fifo	Output	Read Port Cell Count
cell_avail_o	1	Output	At least one more cell in FIFO
allow_proc_read_i	1	Input	Granting Processor Port for reading: When the allow_proc_read_i is asserted, the Read Port is not allowed to read. In addition, the next 2 cycles following the last cycle the allow_proc_read_i is asserted are also not available.
Processor Port Interface			
proc_read_req_i	1	Input	Processor request read operation
proc_read_adrs_i	log2_num_words_in_fifo	Input	Processor read address
proc_read_data_o	num_bits_in_fifo_word	Output	Processor read data
proc_read_done_o	1	Output	Processor read request completed
BIST Interface			
bist_test_i	1	Input	
bist_cntl_i	1	Input	
bist_flag_o	1	Output	
bist_complete_o	1	Output	




FIGURE 32

65000 65000 65000




FIGURE 33

36E030 36006060




FIGURE 34

3504 3502




FIGURE 35




FIGURE 36

86E000 35006880




FIGURE 37

AG. (AG) - ASDS, SMO Bandwidth 3824

3804

Total Bandwidth

FIGURE 38




FIGURE 39




FIGURE 40




FIGURE 41